ESP32-H2

Datasheet

Bluetooth® Low Energy and IEEE 802.15.4 Combo SoC (supporting Bluetooth 5 (LE), Bluetooth mesh, Thread, Matter and Zigbee)

Including:

ESP32-H2FH2 (2 MB SiP flash)

ESP32-H2FH4 (4 MB SiP flash)

NOTE:

This preliminary datasheet (v0.4.8) provides reference information on the ESP32-H2 chip revision v0.1. Please note that the final specification for ESP32-H2 chip revision v0.1 will be provided in the upcoming ESP32-H2 datasheet v1.0.



Product Overview

ESP32-H2 is an ultra-low-power Internet of Things (IoT) solution offering multiple protocol support on a single chip. It integrates a 2.4 GHz transceiver compliant with Bluetooth ® Low Energy and IEEE 802.15.4-based technologies, supporting Bluetooth 5 (LE), Bluetooth mesh, Thread, Matter, and Zigbee. It has:

- A Bluetooth LE subsystem that supports features of Bluetooth 5 and Bluetooth mesh
- An IEEE 802.15.4 subsystem that supports Thread and Zigbee
- Radio protocols coexistence in 2.4 GHz band
- State-of-the-art power and RF performance
- 32-bit RISC-V single-core processor with a four-stage pipeline that operates at up to 96 MHz
- 320 KB of SRAM, 128 KB of ROM, 4 KB LP memory, and 2 MB or 4 MB SiP flash inside

- · Reliable security features ensured by
 - Cryptographic hardware accelerators that support AES-128/256, Hash, RSA, HMAC, ECC, digital signature and secure boot
 - Random number generator
 - Permission control on accessing internal memory, external memory, and peripherals
 - External memory encryption and decryption
- Rich set of peripheral interfaces and GPIOs, ideal for various scenarios and complex applications

Block Diagram




Figure 1: Block Diagram of ESP32-H2

Features

Bluetooth

- Bluetooth Low Energy (Bluetooth 5 compliant)
- Bluetooth mesh v1.0.1 (and the later versions in draft)
- Bluetooth Low Energy long range (Coded PHY, 125 Kbps and 500 Kbps)
- Bluetooth Low Energy high speed (2 Mbps)
- Bluetooth Low Energy advertising extensions and multiple advertising sets
- Simultaneous Broadcaster, Observer, Peripheral and Central
- Multiple connections

IEEE 802.15.4

- IEEE Standard 802.15.4-2015 compliant
- Supports 250 Kbps data rate in 2.4 GHz band and OQPSK PHY
- Supports Thread 1.1 (and the later versions in draft)
- Supports Zigbee 3.0
- Supports Matter
- Supports other application-layer protocols (HomeKit, MQTT, etc)

CPU and Memory

- 32-bit RISC-V single-core processor, up to 96 MHz
- 128 KB ROM
- 320 KB SRAM
- 4 KB LP Memory
- 2 MB or 4 MB SiP flash

Advanced Peripheral Interfaces

- 19 × programmable GPIOs
- Digital interfaces:

- 3 × SPI
- 2 × UART
- 2 × I2C
- $-1 \times 12S$
- Remote control peripheral, with 2 transmit channels and 2 receive channels
- LED PWM controller, with up to 6 channels
- Motor control PWM (MCPWM)
- Pulse count controller (PCNT)
- 1 x TWAI[®] controller compatible with ISO 11898-1 (CAN Specification 2.0)
- Full-speed USB Serial/JTAG controller
- General DMA controller (GDMA), with 3 transmit channels and 3 receive channels
- SoC event task matrix (ETM)
- Parallel IO (PARLIO) controller
- Analog interfaces:
 - 1 × 12-bit SAR ADC, up to 5 channels
 - 1 × temperature sensor
- Timers:
 - 2 × 54-bit general-purpose timer
 - 1 × 52-bit system timer
 - 3 × watchdog timers

Security

- Secure boot
- Flash encryption
- 4096-bit OTP, up to 1792 bits for users
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197, against DPA attack)
 - ECB/CBC/CFB/OFB/CTR (FIPS PUB 800-38A)

- SHA Accelerator (FIPS PUB 180-4)
- RSA Accelerator
- ECC Accelerator
- ECDSA (Elliptic Curve Digital Signature Algorithm)

- Digital signature
- HMAC
- Access permission management (APM)
- Random Number Generator (RNG)

Applications (A Non-exhaustive List)

With ultra-low power consumption, ESP32-H2 is an ideal choice for IoT devices in the following areas:

- Smart Home
 - Light control
 - Smart button
 - Smart plug
 - Indoor positioning
 - Meter reading systems
 - Security systems
 - HVAC systems
- Industrial Automation
 - Industrial robot
 - Mesh network
 - Human machine interface (HMI)
 - Industrial field bus
 - Asset management
 - Personnel tracking
- Health Care
 - Health monitor

- Baby monitor
- Consumer Electronics
 - Smart watch and bracelet
 - Over-the-top (OTT) devices
 - Logger toys and proximity sensing toys
 - Gaming consoles
 - Wireless remote controls
- Smart Agriculture
 - Smart greenhouse
 - Smart irrigation
 - Agricultural robot
 - Livestock tracking
- Retail and Catering
 - Service robot
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers

Contents

Block Featu	Diagram res cations	1 2 3 4
1 1.1 1.2	ESP32-H2 Series Comparison Nomenclature Comparison	9
2 2.1 2.2 2.3 2.4	Pin Definition Pin Layout Pin Description Power Scheme Strapping Pins 2.4.1 Chip Boot Mode Control 2.4.2 ROM Code Printing Control 2.4.3 JTAG Signal Source Control	10 10 10 11 12 13 13
3 3.1	Functional Description CPU and Memory 3.1.1 CPU 3.1.2 Internal Memory 3.1.3 Cache	15 15 15 15
3.2	System Clocks 3.2.1 CPU Clock 3.2.2 RTC Clock	15 15 16
3.3	Access permission management 3.3.1 Access Permission Management (APM) 3.3.2 Timeout Protection	16 16 16
3.4	Analog Peripherals 3.4.1 Analog-to-Digital Converter (ADC) 3.4.2 Temperature Sensor Digital Peripherals	16 17 17 17
0.0	 3.5.1 General Purpose Input/Output Interface (GPIO) 3.5.2 Serial Peripheral Interface (SPI) 3.5.3 Universal Asynchronous Receiver Transmitter (UART) 3.5.4 I2C Interface 3.5.5 I2S Interface 3.5.6 Remote Control Peripheral 3.5.7 LED PWM Controller 3.5.8 General DMA Controller 3.5.9 USB Serial/JTAG Controller 3.5.10 SoC Event Task Matrix (ETM) 	17 17 18 19 19 19 19 20 20 20

	3.5.11	Motor Control PWM (MCPWM)	21
	3.5.12	Pulse Count Controller	21
	3.5.13	TWAI® Controller	21
	3.5.14	Parallel IO (PARLIO) Controller	21
3.6	Radio		22
	3.6.1	2.4 GHz Receiver	22
	3.6.2	2.4 GHz Transmitter	22
	3.6.3	Clock Generator	22
3.7	Bluetod	oth Low Energy	22
	3.7.1	Bluetooth LE Radio and PHY	23
	3.7.2	Bluetooth LE Link Layer Controller	23
3.8	802.15	5.4	23
	3.8.1	802.15.4 Radio and PHY	23
	3.8.2	802.15.4 MAC	24
3.9	Radio F	Protocols Coexistence	24
3.10	Low-po	ower Management	24
3.11	Timers		24
	3.11.1	General Purpose Timers	24
	3.11.2	System Timer	25
	3.11.3	Watchdog Timers	25
3.12	Crypto	graphic Hardware Accelerators	25
3.13	Physica	al Security Features	26
3.14	Periphe	eral Pin Configurations	26
4	Elec	ctrical Characteristics	29
4.1	Absolu	te Maximum Ratings	29
4.2	Recom	mended Operating Conditions	29
Rev	visio	n History	30

List of Tables

1	ESP32-H2 Series Comparison	9
2	Pin Description	10
3	Description of ESP32-H2 Power Supply Pins	11
4	Description of ESP32-H2 Power-up and Reset Timing Parameters	12
5	Default Configuration of Strapping Pins	12
6	Boot Mode Control	13
7	ROM Code Printing Control	13
8	JTAG Signal Source Control	14
9	Parameter Descriptions of the Setup and Hold Time for the Strapping Pin	14
10	IO MUX Pin Functions	17
11	Peripheral Pin Configurations	26
12	Absolute Maximum Ratings	29
13	Recommended Operating Conditions	29

List of Figures

1 2	Block Diagram of ESP32-H2 ESP32-H2 Series Nomenclature	2 9
3 4 5	ESP32-H2 Pin Layout (Top View) ESP32-H2 Power-up and Reset Timing Setup and Hold Times for the Strapping Pin	10 12 14

ESP32-H2 Series Comparison

Nomenclature 1.1




Figure 2: ESP32-H2 Series Nomenclature

1.2 Comparison

Table 1: ESP32-H2 Series Comparison

Ordering Code	In-package Flash	Ambient Temperature (°C)	SPI Voltage	Package
ESP32-H2FH2	2 MB four-line SPI	− 40 ~ 105	3.3 V	QFN32
ESP32-H2FH4	4 MB four-line SPI	− 40 ~ 105	3.3 V	QFN32

Pin Definition

2.1 Pin Layout




Figure 3: ESP32-H2 Pin Layout (Top View)

Pin Description

Table 2: Pin Description

Name	No.	Type ¹	Power Supply Pin	Function
VDD3P3	1	P_A	-	Analog power supply (3.3 V)
VDD3P3	2	P_A	-	Analog power supply (3.3 V)
GPIO0	3	I/O/T	VDDPST1	GPIOO, FSPIQ
GPIO1	4	I/O/T	VDDPST1	GPIO1, FSPICSO, ADC1_CH0
MTMS	5	I/O/T	VDDPST1	GPIO2, FSPIWP, ADC1_CH1, MTMS
MTDO	6	I/O/T	VDDPST1	GPIO3, FSPIHD, ADC1_CH2, MTDO

Name	No.	Туре	Power Supply Pin	Function
MTCK	7	I/O/T	VDDPST1	GPIO4, FSPICLK, ADC1_CH3, MTCK
MTDI	8	I/O/T	VDDPST1	GPIO5, FSPID, ADC1_CH4, MTDI
VDDPST1	9	P_{IO}	-	3.3 V IO power supply
GPIO8	10	I/O/T	VDDPST1	GPIO8
GPIO9	11	I/O/T	VDDPST1	GPIO9
GPIO10	12	I/O/T	VDDPST1	GPIO10, ZCD0
GPIO11	13	I/O/T	VDDPST1	GPIO11, ZCD1
GPIO12	14	I/O/T	VDDA_PMU/VBAT	GPIO12
XTAL_32K_P	15	I/O/T	VDDA_PMU/VBAT	GPIO13, XTAL_32K_P
XTAL_32K_N	16	I/O/T	VDDA_PMU/VBAT	GPIO14, XTAL_32K_N
CHIP_EN	17	ı	VBAT	High: on, enables the chip. Low: off, the chip powers
CHIP_EIN	17	I	VDAI	off. Note: Do not leave the CHIP_EN pin floating.
VBAT	18	D		Analog power supply or battery power supply (2.7 ~
VDAI	10	P_A	-	3.6V)
VDDA_PMU	19	P_A	-	Analog power supply (3.3 V)
VDDPST2	20	P_{IO}	-	3.3 V IO power supply
GPIO22	21	I/O/T	VDDPST2	GPIO22
U0RXD	22	I/O/T	VDDPST2	GPIO23, FSPICS1, U0RXD
U0TXD	23	I/O/T	VDDPST2	GPIO24, FSPICS2, U0TXD
GPIO25	24	I/O/T	VDDPST2	GPIO25, FSPICS3
GPIO26	25	I/O/T	VDDPST2	GPIO26, FSPICS4, USB_D-
GPIO27	26	I/O/T	VDDPST2	GPIO27, FSPICS5, USB_D+
VDD3P3	27	P_A	-	Analog Power supply (3.3 V)
XTAL_N	28	-		External crystal output
XTAL_P	29	-	-	External crystal input
VDD3P3	30	P_A	-	Analog power supply (3.3 V)
VDD3P3	31	P_A	-	Analog power supply (3.3 V)
ANT	32	I/O	-	RF input and output
GND	33	G		Ground

 $^{^{1}}$ P $_{A}$: analog power supply; P $_{D}$: digital power supply; P $_{IO}$: IO pin power supply; I: input; O: output; T: high impedance.

2.3 Power Scheme

Table 3: Description of ESP32-H2 Power Supply Pins

Туре	Pin Name	Power Supply to
D	VDDPST1	Group0 IO ¹
P_{IO}	VDDPST2	Group1 IO ¹
	VDDA_PMU	
P_A	VDD3P3	Analog System
	VBAT	

¹ For a complete list of Group0 IO and Group1 IO pins, see Table 2.

Notes on CHIP_EN:

Figure 4 shows the power-up and reset timing of ESP32-H2. Details about the parameters are listed in Table




Figure 4: ESP32-H2 Power-up and Reset Timing

Table 4: Description of ESP32-H2 Power-up and Reset Timing Parameters

Parameter	Description	Min (μs)
+	Time between bringing up the power supply pins *and activating	50
ι ₀	CHIP_EN	50
t_1	Duration of CHIP_EN signal level $<$ V_{IL_nRST} to reset the chip	50

^{*} For a complete list of power supply pins, see Table 3.

Strapping Pins

At each startup or reset, a chip requires some initial configuration parameters, such as in which boot mode to load the chip, etc. These parameters are passed over via the strapping pins. After reset, the strapping pins work as normal function pins.

ESP32-H2 has the following parameters controlled by the given strapping pins at chip reset:

- Chip boot mode GPIO8 and GPIO9
- ROM code printing to UART GPIO8
- JTAG signal source GPIO25

GPIO9 is connected to the chip's internal weak pull-up resistor at chip reset. This resistor determines the default bit value of GPIO9. Also, the resistor determines the bit value if GPIO9 is connected to an external high-impedance circuit.

Table 5: Default Configuration of Strapping Pins

Strapping Pin	Default Config	Bit Value
GPIO8	Floating	_
GPIO9	Pull-up	1
GPIO25	Floating	_

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP32-H2 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IOs after reset.

Chip Boot Mode Control 2.4.1

After the reset is released, the combination of GPIO8 and GPIO9 controls the boot mode. See Table 6 Boot Mode Control.

Boot Mode	GPIO8	GPIO9
Default Config	- (Floating)	1 (Pull-up)
SPI Boot	Any value	1
Download Boot	1	0
Invalid combination 1	0	0

Table 6: Boot Mode Control

2.4.2 ROM Code Printing Control

During boot process the output log by the ROM code can be printed:

- To **USB Serial/JTAG controller**. For this, set EFUSE_DIS_USB_DEVICE to 0.
- To UART. For this, set EFUSE_DIS_USB_DEVICE not to 0. In this case, EFUSE_UART_PRINT_CONTROL and GPIO8 control ROM code printing as shown in Table 7 ROM Code Printing Control.

eFuse¹ GPIO8 **ROM Code Printing** Ignored Always enabled Enabled 1 Disabled 0 Disabled 2 Enabled 1

Table 7: ROM Code Printing Control

Always disabled

Ignored

2.4.3 JTAG Signal Source Control

The strapping pin GPIO25 can be used to control the source of JTAG signals during the early boot process. This pin does not have any internal pull resistors and the strapping value must be controlled by the external circuit that cannot be in a high impedance state.

¹ This combination triggers unexpected behavior and should be avoided.

¹ eFuse: EFUSE_UART_PRINT_CONTROL

As Table 8 shows, GPIO25 is used in combination with EFUSE_DIS_PAD_JTAG, EFUSE_DIS_USB_JTAG, and EFUSE_STRAP_JTAG_SEL.

eFuse 1ª	eFuse 2 ^b	eFuse 3 ^c	GPIO25	JTAG Signal Source
		0	Ignored	USB Serial/JTAG Controller
0	0		0	JTAG pins MTDI, MTCK, MTMS, and MT

Table 8: JTAG Signal Source Control

0	0	Ignored	USB Serial/JTAG Controller
	1	0	JTAG pins MTDI, MTCK, MTMS, and MTDO
		1	USB Serial/JTAG Controller
1	Ignored	Ignored	JTAG pins MTDI, MTCK, MTMS, and MTDO
0	Ignored	Ignored	USB Serial/JTAG Controller
1	Ignored	Ignored	JTAG is disabled
	0 1 0 1	0 Ignored	0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

^a eFuse 1: EFUSE_DIS_PAD_JTAG

Figure 5 shows the setup and hold time for the strapping pin before and after the CHIP_EN signal goes high. Details about the parameters are listed in Table 9.




Figure 5: Setup and Hold Times for the Strapping Pin

Table 9: Parameter Descriptions of the Setup and Hold Time for the Strapping Pin

Parameter	Description	Min (ms)
t_0	Setup time before CHIP_EN goes from low to high	0
t_1	Hold time after CHIP_EN goes high	3

^b eFuse 2: EFUSE_DIS_USB_JTAG

[°] eFuse 3: EFUSE_STRAP_JTAG_SEL

3 Functional Description

3.1 CPU and Memory

3.1.1 CPU

ESP32-H2 has a low-power 32-bit RISC-V single-core microprocessor with the following features:

- Four-stage pipeline that supports a clock frequency of up to 96 MHz
- RV32IMAC instruction set architecture
- 32-bit multiplier and 32-bit divider
- Up to 32 vectored interrupts at 15 priority levels
- Up to 4 hardware breakpoints/watchpoints
- Up to 16 PMP/PMA regions
- JTAG for debugging
- Compliant with RISC-V debug specification v0.13
- Compliant with RISC-V Trace Specification v1.0

3.1.2 Internal Memory

ESP32-H2's internal memory includes:

- 128 KB of ROM: for booting and core functions
- 320 KB of SRAM: for data and instructions.
- LP memory: 4 KB of SRAM that can be accessed by the CPU. It can retain data in Deep-sleep mode
- 4 Kbit of eFuse: 1792 bits are reserved for user data, such as encryption key and device ID
- 2 MB or 4 MB of SiP flash

3.1.3 Cache

ESP32-H2 has an eight-way set associative cache. This cache is read-only and has the following features:

- Size: 16 KB
- Block size: 32 bytes
- Pre-load function
- Lock function
- · Critical word first and early restart

3.2 System Clocks

3.2.1 CPU Clock

The CPU clock has four possible sources:

- External main crystal clock
- Internal fast RC oscillator (typically about 17.5 MHz, and adjustable)
- 96 MHz PLL clock
- 64 MHz PLL clock

The application can select the clock source from the four clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock.

Note:

ESP32-H2 is unable to operate without an external main crystal clock.

3.2.2 RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- External low-speed (32 kHz) crystal clock
- Internal slow RC oscillator (typically about 136 kHz, and adjustable)
- Internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- External main crystal clock divided by 2
- Fast RC oscillator (typically about 17.5 MHz, and adjustable)

3.3 Access permission management

3.3.1 Access Permission Management (APM)

ESP32-H2 integrates an APM module to manage access permissions. The module compares information transmitted over the bus with predefined configurations and decides if to grant access.

3.3.2 Timeout Protection

ESP32-H2 integrates a timeout protection module against bus being stuck. The module has the following features:

- Up to 65535 configurable timeout periods (3 timeout modules in CPU peripherals, APB peripherals and LP peripherals)
- Support for interrupts
- Exception records

3.4 Analog Peripherals

3.4.1 Analog-to-Digital Converter (ADC)

ESP32-H2 integrates one 12-bit SAR ADC which supports measurements on 5 channels (analog-enabled pins).

3.4.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the ambient temperature.

3.5 Digital Peripherals

3.5.1 General Purpose Input/Output Interface (GPIO)

ESP32-H2 has 19 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins. Table 10 shows the IO MUX functions of each pin.

Name	No.	Function 0	Function 1	Function 2	Reset	Notes
GPIO0	3	GPIO0	GPIO0	FSPIQ	0	R
GPIO1	4	GPIO1	GPIO1	FSPICS0	0	R
MTMS	5	MTMS	GPIO2	FSPIWP	1	R
MTDO	6	MTDO	GPIO3	FSPIHD	1	R
MTCK	7	MTCK	GPIO4	FSPICLK	1*	R
MTDI	8	MTDI	GPIO5	FSPID	1	R
GPIO8	10	GPIO8	GPIO8	_	1	_
GPIO9	11	GPIO9	GPIO9	_	3	_
GPIO10	12	GPIO10	GPIO10	_	0	_
GPIO11	13	GPIO11	GPIO11	_	0	_
GPIO12	14	GPIO12	GPIO12	_	0	_
XTAL_32K_P	15	GPIO13	GPIO13	_	0	_
XTAL_32K_N	16	GPIO14	GPIO14	_	0	
GPIO22	21	GPIO22	GPIO22	_	0	_

Table 10: IO MUX Pin Functions

Name	No.	Function 0	Function 1	Function 2	Reset	Notes
U0RXD	22	U0RXD	GPIO23	FSPICS1	3	_
U0TXD	23	U0TXD	GPIO24	FSPICS2	4	_
GPIO25	24	GPIO25	GPIO25	FSPICS3	1	_
GPIO26	25	GPIO26	GPIO26	FSPICS4	1	USB
GPIO27	26	GPIO27	GPIO27	FSPICS5	3*	USB

Reset

The default configuration of each pin after reset:

- **0** input disabled, in high impedance state (IE = 0)
- 1 input enabled, in high impedance state (IE = 1)
- 2 input enabled, pull-down resistor enabled (IE = 1, WPD = 1)
- 3 input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
- 4 output enabled, pull-up registor enabled (OE = 1, WPU = 1)
- 1* When the value of eFuse bit EFUSE_DIS_PAD_JTAG is
 - 0, input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
 - 1, input enabled, in high impedance state (IE = 1)
- 3* input enabled, pull-up resistor enabled (IE = 1, WPU = 0, USB_WPU = 1). See details in Notes

We recommend pulling high or low GPIO pins in high impedance state to avoid unnecessary power consumption. You may add pull-up and pull-down resistors in your PCB design, or enable internal pull-up and pull-down resistors during software initialization.

Notes

- R These pins have analog functions.
- **USB** The pull-up value of a USB pin is controlled by the pin's pull-up value together with the USB pull-up value. If any of the two pull-up values is 1, the pin's pull-up resistor will be enabled. The pull-up resistors of USB pins are controlled by the USB_SERIAL_JTAG_DP_PULLUP bit.

3.5.2 Serial Peripheral Interface (SPI)

ESP32-H2 features three SPI interfaces (SPI0, SPI1, and SPI2). SPI0 and SPI1 can only be configured to operate in SPI memory mode, while SPI2 can be configured to operate in both SPI memory and general-purpose SPI modes.

SPI Memory mode

In SPI memory mode, SPI0, SPI1 and SPI2 interface with SiP flash. Data is transferred in bytes. Up to four-line SDR reads and writes are supported. The clock frequency is configurable to a maximum of 64 MHz in SDR mode.

• SPI2 General-purpose SPI (GP-SPI) mode

When SPI2 acts as a general-purpose SPI, it can operate in master and slave modes. SPI2 supports two-line full-duplex communication and single-/two-/four-line half-duplex communication in both master

and slave modes. The host's clock frequency is configurable. Data is transferred in bytes. The clock polarity (CPOL) and phase (CPHA) are also configurable. The SPI2 interface can be connected to GDMA.

- In master mode, the clock frequency is 48 MHz at most, and the four modes of SPI transfer format are supported.
- In slave mode, the clock frequency is 48 MHz at most, and the four modes of SPI transfer format are also supported.

3.5.3 Universal Asynchronous Receiver Transmitter (UART)

ESP32-H2 has two UART interfaces, i.e. UART0 and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces are connected to GDMA via UHCl0, and can be accessed by the GDMA controller or directly by the CPU.

3.5.4 I2C Interface

ESP32-H2 has two I2C bus interfaces which are used for I2C master mode or slave mode, depending on the user's configuration. The I2C interfaces support:

- Standard mode (100 Kbit/s)
- Fast mode (400 Kbit/s)
- Up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- Double addressing mode
- 7-bit broadcast address

Users can configure instruction registers to control the I2C interfaces for more flexibility.

3.5.5 I2S Interface

ESP32-H2 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM TX interface. It connects to the GDMA controller.

3.5.6 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192×32 -bit memory block to store transmit or receive waveform.

3.5.7 LED PWM Controller

The LED PWM controller can generate independent digital waveform on six channels. The LED PWM controller supports:

- Generating digital waveform with configurable periods and duty cycle. The resolution of duty cycle can be up to 20 bits.
- Multiple clock sources, including 96 MHz PLL clock, 64 MHz PLL clock, external main crystal clock, and internal fast RC oscillator.
- Operation when the CPU is in Light-sleep mode.
- Gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.
- Up to 16 duty cycle ranges for gamma curve generation, each can be independently configured in terms of duty cycle direction (increase or decrease), step size, the number of steps, and step frequency

3.5.8 General DMA Controller

ESP32-H2 has a general DMA controller (GDMA) with six independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with DMA feature. The GDMA controller supports fixed priority arbiter or round robin arbiter among these channels.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.

Peripherals on ESP32-H2 with DMA feature are SPI2, UHCI0, I2S, PARLIO, AES, SHA, and ADC.

3.5.9 USB Serial/JTAG Controller

ESP32-H2 integrates a USB Serial/JTAG controller. This controller has the following features:

- USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode)
- · CDC-ACM virtual serial port and JTAG adapter functionality
- Programming SiP flash
- CPU debugging with compact JTAG instructions
- A full-speed USB PHY integrated in the chip

3.5.10 SoC Event Task Matrix (ETM)

ESP32-H2 integrates a SOC ETM with multiple channels. Each input event on channels is mapped to an output task. Events are generated by peripherals, while tasks are received by peripherals. The SOC ETM has the following features:

- up to 50 mapping channels, each connected to an event and a task and controlled independently
- an event or a task can be mapped to any tasks or events in the matrix. That is to say, one event can be mapped to different tasks via multiple channels, or different events can be mapped to the same task via their individual channels
- peripherals supporting ETM include GPIO, LED PWM, general-purpose timers, RTC Watchdog Timer, system timer, RMT, MCPWM, temperature sensor, ADC, I2S, ULP, GDMA, and PMU

Note:

SoC ETM is not supported in Beta version.

3.5.11 Motor Control PWM (MCPWM)

ESP32-H2 integrates a MCPWM that can be used to drive digital motors and smart light. This controller has a clock divider (prescaler), three PWM timers, three PWM operators, and a dedicated capture submodule.

PWM timers are used to generate timing references. The PWM operators generate desired waveform based on the timing references. By configuration, a PWM operator can use the timing reference of any PWM timer, and use the same timing reference with other PwM operators. PWM operators can also use different PWM timers' values to produce independent PWM signals. PWM timers can be synchronized.

3.5.12 Pulse Count Controller

The pulse count controller (PCNT) in ESP32-H2 captures pulses and counts pulse edges in seven modes. It has the following features:

- Four independent pulse counters (units) that count from 1 to 65535
- · Each unit consists of two independent channels sharing one pulse counter
- All channels have input pulse signals (e.g. sig_ch0_un) with their corresponding control signals (e.g. ctrl_ch0_un)
- Independently filter glitches of input pulse signals (sig_ch0_un and sig_ch1_un) and control signals (ctrl_ch0_un and ctrl_ch1_un) on each unit
- Each channel has the following parameters:
 - 1. Selection between counting on positive or negative edges of the input pulse signal
 - 2. Configuration to Increment, Decrement, or Disable counter mode for control signal's high and low states

3.5.13 TWAI® Controller

ESP32-H2 has one TWAI® controllers with the following features:

- Compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- Standard frame format (11-bit ID) and extended frame format (29-bit ID)
- Bit rates from 1 Kbit/s to 1 Mbit/s
- Multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
- 64-byte receive FIFO
- Acceptance filter (single and dual filter modes)
- Error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

3.5.14 Parallel IO (PARLIO) Controller

ESP32-H2 contains a Parallel IO controller (PARLIO) capable of transferring data between external devices and internal memory on a parallel bus through GDMA. It is composed of a TX unit and a RX unit, which are fixed as a transmitter and a receiver respectively. With the two units combined, PARLIO achieves full-duplex communication.

Due to the flexibility of IO data, PARLIO can function as a general interface to connect various peripherals. For example, a peer-to-peer transfer can be achieved by taking SPI as the master device and PARLIO as the slave device.

3.6 Radio

The ESP32-H2 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- Bias and regulators
- Balun and transmit-receive switch
- · Clock generator

3.6.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to baseband signals and converts them to the digital domain with two high-resolution ADCs. To adapt to varying signal channel conditions, ESP32-H2 integrates RF filters, Automatic Gain Control (AGC), DC offset cancellation circuits, and baseband filters.

3.6.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the baseband signals to the 2.4 GHz RF signal, and drives the antenna with a CMOS power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

- Carrier leakage
- I/Q amplitude/phase matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

3.6.3 Clock Generator

The clock generator produces clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

3.7 Bluetooth Low Energy

ESP32-H2 includes a Bluetooth Low Energy subsystem that integrates a link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

3.7.1 Bluetooth LE Radio and PHY

Bluetooth Low Energy radio and PHY in ESP32-H2 support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- Coded PHY for longer range (125 Kbps and 500 Kbps)
- HW Listen before talk (LBT)

3.7.2 Bluetooth LE Link Layer Controller

Bluetooth Low Energy Link Layer Controller in ESP32-H2 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- Multiple advertisement sets
- Simultaneous advertising and scanning
- Multiple connections in simultaneous central and peripheral roles
- · Adaptive frequency hopping and channel assessment
- channel selection algorithm #2
- Connection parameter update
- High duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- Link layer extended scanner filter policies
- Low duty cycle connectable directed advertising
- Link layer encryption
- LE Ping

3.8 802.15.4

ESP32-H2 includes an IEEE Standard 802.15.4 subsystem that integrates 2.4 GHz Radio, PHY and MAC layers. It supports various software stacks includes Thread, Zigbee, Matter, HomeKit, MQTT and so on.

3.8.1 802.15.4 Radio and PHY

- O-QPSK PHY in 2.4 GHz
- 250 Kbps data rate
- RSSI and LQI supported

3.8.2 802.15.4 MAC

ESP32-H2 supports most key features defined in IEEE Standard 802.15.4-2015, includes:

- CSMA/CA
- Active scan and energy detect
- HW frame filter
- HW auto acknowledge
- HW auto frame pending
- Coordinated sampled listening (CSL)

3.9 Radio Protocols Coexistence

ESP32-H2 has a 2.4 GHz radio protocols coexistence controller (COEX) for radio resource management. This controller supports:

- The coexistence of Bluetooth and IEEE 802.15.4 protocol inside the chip
- External coexistence as a master device
- External coexistence as a slave device.
- Multiple external coexistence modes (1-wire PTA, 2-wire PTA and 3-wire PTA)

3.10 Low-power Management

With the use of advanced power-management technologies, ESP32-H2 can switch between different power modes.

- · Active mode: CPU and chip radio are powered on. The chip can receive, transmit, or listen.
- Modem-sleep mode: The CPU is operational and the clock speed can be reduced. Wireless base band and radio are disabled, but Wireless connection can remain active.
- Light-sleep mode: The CPU is paused. Any wake-up events (host, RTC timer, or external interrupts) will
 wake up the chip. Wireless base band and radio are disabled, but Wireless connection can remain active.
 CPU (excluding SRAM) and most peripherals (See Figure 1) can also be powered down to further reduce
 the power consumption.
- Deep-sleep mode: CPU (including SRAM) and most peripherals (See Figure 1) are powered down. Only the LP memory is powered on. Wireless connection data are stored in the LP memory.

3.11 Timers

3.11.1 General Purpose Timers

ESP32-H2 is embedded with two 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

• A 16-bit clock prescaler, from 1 to 65536

- A 54-bit time-base counter programmable to be incrementing or decrementing
- Able to read real-time value of the time-base counter
- Halting and resuming the time-base counter
- Programmable alarm generation
- Level interrupt generation

3.11.2 System Timer

ESP32-H2 integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- Counters with a fixed clock frequency of 16 MHz
- Three types of independent interrupts generated according to alarm value
- Two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- Automatic reload of counter value
- Counters can be stalled if the CPU is stalled or in OCD mode

3.11.3 Watchdog Timers

The ESP32-H2 contains three watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the MWDT in timer group 0 (TIMG0) are enabled automatically in order to detect and recover from booting errors.

Watchdog timers have the following features:

- Four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- Interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- · Write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- Flash boot protection If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

3.12 Cryptographic Hardware Accelerators

ESP32-H2 is equipped with hardware accelerators of general algorithms, such as AES-128/AES-256 (FIPS PUB 197, against DPA attack), ECB/CBC/OFB/CFB/CTR (NIST SP 800-38A), SHA1/SHA224/SHA256 (FIPS PUB 180-4), RSA3072, and ECC accelerator. The chip also supports independent arithmetic, such as Big Integer Multiplication and Big Integer Modular Multiplication. The maximum operation length for RSA and Big Integer Modular Multiplication is 3072 bits. The maximum factor length for Big Integer Multiplication is 1536 bits.

This chip is also equipped with ECDSA accelerator that supports generating and verifying ECDSA signatures, which offers higher security compared to software implementation.

3.13 Physical Security Features

- Transparent external flash encryption (AES-XTS algorithm) with software inaccessible key prevents unauthorized readout of user application code or data.
- Secure boot feature uses a hardware root of trust to ensure only signed firmware (with RSA-PSS signature) can be booted.
- HMAC module can use a software inaccessible MAC key to generate MAC signatures for identity verification and other purposes.
- Digital Signature module can use a software inaccessible secure key to generate RSA signatures for identity verification.
- TEE controller provides four security modes for masters in the system. Hardware resources can be granted different access permissions by APM module in these four modes, so as to establish a security boundary between the four modes.

3.14 Peripheral Pin Configurations

Table 11: Peripheral Pin Configurations

Interface	Signal	Pin	Function
ADC	ADC1_CH0	GPIO1	12-bit SAR ADC
	ADC1_CH1	MTMS	
	ADC1_CH2	MTDO	
	ADC1_CH3	MTCK	
	ADC1_CH4	MTDI	
JTAG	MTDI	MTDI	JTAG for software debugging
	MTCK	MTCK	
	MTMS	MTMS	
	MTDO	MTDO	
UART	U0RXD_in	U0RXD	Two UART channels with hardware flow control
	U0CTS_in	Any GPIO pins	and GDMA
	U0DSR_in		
	U0TXD_out	U0TXD	
	U0RTS_out	Any GPIO pins	
	U0DTR_out		
	U1RXD_in		
	U1CTS_in		
	U1DSR_in		
	U1TXD_out		
	U1RTS_out		
	U1DTR_out		
I2C	I2CEXT0_SCL_in	Any GPIO pins	One I2C channel in slave or master mode

Interface	Signal	Pin	Function
	I2CEXT0_SDA_in		
	I2CEXT0_SCL_out		
	I2CEXT0_SDA_out		
LED PWM	ledc_ls_sig_out0~5	Any GPIO pins	Six independent PWM channels
I2S	I2SO_BCK_in	Any GPIO pins	Stereo input and output from/to the audiocodec
	I2S_MCLK_in		
	I2SO_WS_in		
	I2SI_SD_in		
	I2SI_BCK_in		
	I2SI_WS_in		
	I2SO_BCK_out		
	I2S_MCLK_out		
	I2SO_WS_out		
	I2SO_SD_out		
	I2SI BCK out		
	I2SI_WS_out		
	I2SO_SD1_out		
Remote Control	RMT_SIG_IN0~1	Any GPIO pins	Two channels for an IR transceiver of various
Peripheral	RMT_SIG_OUT0~1		waveforms
SPI2	FSPICLK_in/_out_mux	Any GPIO pins	Master mode and slave mode of SPI, Dual
	FSPICS0_in/_out		SPI, Quad SPI, and QPI
	FSPICS1~5_out		Connection to SiP flash, RAM, and other
	FSPID_in/_out		SPI devices
	FSPIQ_in/_out		Four modes of SPI transfer format
	FSPIWP_in/_out		Configurable SPI frequency
	FSPIHD_in/_out		64-byte FIFO or GDMA buffer
TWAI®	TWAIO_RX	Any GPIO pins	Compatible with ISO 11898-1 protocol (CAN
			Specification 2.0)
	TWAIO TX		Gpoomoado 2.0,
	TWAIO_BUS_OFF_ON		
	TWAIO_CLKOUT		
	TWAIO_STANDBY		
Pulse counter	PCNT_SIG_CH0_in0~3	Any GPIO pins	Capture pulse and count pulse edges in seven
, and damite.	0.1120.0201.020.0	,, ee pe	modes
	PCNT_SIG_CH1_in0~3		
	PCNT_CTRL_CH0_in0~3		
	PCNT_CTRL_CH1_in0~3		
MCPWM	PWM0_SYNC0~2_in	Any GPIO pins	1 MCPWM input and output pins. Signals include:
West	1 111100 2_11	7 11 19 61 10 61110	PWM differential output signals
			fault input signals to be detected
			input signals to be captured
			external clock synchronization signals
			SAGMA SIGNA SYNOMIC MEANON OF INCIDENT
	PWM0_out0a		
	PWM0_out0b		
	i vvivio_outob		

Interface	Signal	Pin	Function
	PWM0_out1a		
	PWM0_F0~2_in		
	PWM0_out1b		
	PWM0_out2a		
	PWM0_out2b		
	PWM0_CAP0~2_in		
PARLIO	PARL_RX_DATA0~7	Any GPIO pins	 A module for parallel data transfer, with 8 pins to receive parallel data 8 pins to transmit parallel data 1 receiver clock pin (clock input and output) 2 transmitter clock pins (clock input and output)
	PARL_TX_DATA0~7	_	
	PARL_RX_CLK_in/_out		
	PARL_TX_CLK_in/_out		
USB Serial/JTAG	USB_D-	GPIO26	USB-to-serial converter, and USB-to-JTAG
	USB_D+	GPIO27	converter. Note: the pin functions of USB_D+ and
			USB_D- are interchangeable.

Electrical Characteristics

The values presented in this section are preliminary and may change with the final release of this datasheet.

Absolute Maximum Ratings 4.1

Stresses beyond the absolute maximum ratings listed in the table below may cause permanent damage to the device. These are stress ratings only, and do not refer to the functional operation of the device.

Table 12: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VDD3P3, VBAT, VDDA_PMU,	Voltage applied to power supply pins	0.3	3.6	\/
VDDPST1, VDDPST2	per power domain	-0.3	3.0	V
T_{STORE}	Storage temperature	-40	150	°C

4.2 Recommended Operating Conditions

Table 13: Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
VDD3P3, VBAT, VDDA_PMU,	Power Supply Pin		3.3	3.6	V
VDDPST1, VDDPST2					
I_{VDD}^{1}	Current delivered by external power supply	0.35	_	_	Α
T_A	Ambient temperature	-40	_	105	°C

¹ If you use a single power supply, the recommended output current is 350 mA or more.

Revision History

Date	Version	Release notes
2023-03-23	v0.4.8	Preliminary release for early preview







www.espressif.com

Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2023 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.